Dear visitor, welcome to VDR Portal. If this is your first visit here, please read the Help. It explains in detail how this page works. To use all features of this page, you should consider registering. Please use the registration form, to register here or read more information about the registration process. If you are already registered, please login here.
This post has been edited 3 times, last edit by "Hein Blöd" (Oct 16th 2007, 7:29pm)
Quoted
Original von Hein Blöd
So, habe mal ein wenig gelauscht..
Win XP, BDA APP, Aktionen gemäss Work Log
Mein Kabelprovider ist nicht Cablecom, sondern Renet/Quickline. Darum habe ich die meisten Kanäle unverschlüsselt.
Work log .txt - was wurde wann gemacht
log.txt - sniffing mit i2cmon von e9hack
Quoted
Divider: 1ae2 -> 394MHz
16.10.07 19:06:16.543: S c2(W) A 1a A e2 A c8 A 62 A 80 A P
16.10.07 19:06:16.602: S c2(W) A 1a A e2 A c8 A c2 A 80 A P
16.10.07 19:06:16.916: S c2(W) A 1a A e2 A c8 A 6a A 80 A P
16.10.07 19:06:16.982: S c2(W) A 1a A e2 A c8 A ca A 80 A P
16.10.07 19:06:17.340: S c2(W) A 1a A e2 A c8 A 62 A 80 A P
16.10.07 19:06:17.408: S c2(W) A 1a A e2 A c8 A c2 A 80 A P
16.10.07 19:06:18.714: S c2(W) A 1a A e2 A c8 A 6a A 80 A P
16.10.07 19:06:18.781: S c2(W) A 1a A e2 A c8 A ca A 80 A P
16.10.07 19:06:19.137: S c2(W) A 1a A e2 A c8 A 62 A 80 A P
16.10.07 19:06:19.204: S c2(W) A 1a A e2 A c8 A c2 A 80 A P
16.10.07 19:06:19.517: S c2(W) A 1a A e2 A c8 A 6a A 80 A P
16.10.07 19:06:19.584: S c2(W) A 1a A e2 A c8 A ca A 80 A P
16.10.07 19:06:19.933: S c2(W) A 1a A e2 A c6 A 48 A P <- Überlauf?
16.10.07 19:06:20.000: S c2(W) A 1a A e2 A c8 A c2 A 80 A P
16.10.07 19:06:20.759: S c2(W) A 1a A e2 A c8 A 6a A 80 A P
16.10.07 19:06:20.822: S c2(W) A 1a A e2 A c8 A ca A 80 A P
16.10.07 19:06:21.031: S c2(W) A 1a A e2 A c8 A 62 A 80 A P
16.10.07 19:06:21.100: S c2(W) A 1a A e2 A c8 A c2 A 80 A P
Divider: 1e62 -> 450MHz
16.10.07 19:06:21.422: S c2(W) A 1e A 62 A c8 A 6c A 80 A P
16.10.07 19:06:21.479: S c2(W) A 1e A 62 A c8 A 6c A 80 A P
16.10.07 19:06:22.015: S c2(W) A 1e A 62 A c3 A 44 A P <- Überlauf?
16.10.07 19:06:22.015: S c2(W) A 1e A 62 A c8 A 64 A 80 A P
This post has been edited 2 times, last edit by "e9hack" (Oct 16th 2007, 8:51pm)
Quoted
Original von e9hack
Quoted
Divider: 1e62 -> 450MHz
16.10.07 19:06:22.015: S c2(W) A 1e A 62 A c3 A 44 A P <- Überlauf?
16.10.07 19:06:22.015: S c2(W) A 1e A 62 A c8 A 64 A 80 A P
This post has been edited 1 times, last edit by "Hein Blöd" (Oct 16th 2007, 9:30pm)
|
|
Source code |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 |
diff -r 4ae65d0844cf linux/drivers/media/dvb/ttpci/budget-ci.c
--- a/linux/drivers/media/dvb/ttpci/budget-ci.c Thu Oct 18 16:25:58 2007 -0200
+++ b/linux/drivers/media/dvb/ttpci/budget-ci.c Sun Oct 21 18:21:49 2007 +0200
@@ -1000,8 +1000,8 @@ static u8 dvbc_philips_tdm1316l_inittab[
0x45, 0x00,
0x46, 0x00,
0x49, 0x04,
- 0x4a, 0x00,
- 0x4b, 0x7b,
+ 0x4a, 0xff,
+ 0x4b, 0x7f,
0x52, 0x30,
0x55, 0xae,
0x56, 0x47,
|
|
|
Source code |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 |
diff -r 4ae65d0844cf linux/drivers/media/dvb/frontends/stv0297.c
--- a/linux/drivers/media/dvb/frontends/stv0297.c Thu Oct 18 16:25:58 2007 -0200
+++ b/linux/drivers/media/dvb/frontends/stv0297.c Sun Oct 21 18:11:52 2007 +0200
@@ -427,7 +427,7 @@ static int stv0297_set_frontend(struct d
inversion = p->inversion;
if (state->config->invert)
inversion = (inversion == INVERSION_ON) ? INVERSION_OFF : INVERSION_ON;
- carrieroffset = -330;
+ carrieroffset = -198;
switch (inversion) {
case INVERSION_OFF:
break;
@@ -442,17 +442,33 @@ static int stv0297_set_frontend(struct d
}
stv0297_init(fe);
+
+ // warum hier Symbolrate 6890 ?
+ stv0297_set_symbolrate(state, 6890);
+
+ // möglicherweise wird 0x10 ohne Maske geschrieben
+ stv0297_writereg_mask(state, 0x88, 0x10, 0x10);
+
if (fe->ops.tuner_ops.set_params) {
fe->ops.tuner_ops.set_params(fe, p);
if (fe->ops.i2c_gate_ctrl) fe->ops.i2c_gate_ctrl(fe, 0);
}
/* clear software interrupts */
- stv0297_writereg(state, 0x82, 0x0);
+ stv0297_writereg(state, 0x82, 0x04);
/* set initial demodulation frequency */
- stv0297_set_initialdemodfreq(state, 7250);
-
+ stv0297_set_initialdemodfreq(state, 7209);
+
+ stv0297_writereg_mask(state, 0x43, 0x10, 0x10);
+
+ // ????
+ stv0297_readreg(state, 0x30);
+ stv0297_readreg(state, 0x31);
+ stv0297_readreg(state, 0x32);
+ stv0297_readreg(state, 0x33);
+ stv0297_readreg(state, 0x35);
+
/* setup AGC */
stv0297_writereg_mask(state, 0x43, 0x10, 0x00);
stv0297_writereg(state, 0x41, 0x00);
@@ -509,17 +525,20 @@ static int stv0297_set_frontend(struct d
/* set parameters */
stv0297_set_qam(state, p->u.qam.modulation);
stv0297_set_symbolrate(state, p->u.qam.symbol_rate / 1000);
+
+ // get symbol rate ??
+ stv0297_readreg(state, 0x55);
+ stv0297_readreg(state, 0x56);
+ stv0297_readreg(state, 0x57);
+ stv0297_readreg(state, 0x58);
+
stv0297_set_sweeprate(state, sweeprate, p->u.qam.symbol_rate / 1000);
stv0297_set_carrieroffset(state, carrieroffset);
stv0297_set_inversion(state, inversion);
/* kick off lock */
- /* Disable corner detection for higher QAMs */
- if (p->u.qam.modulation == QAM_128 ||
- p->u.qam.modulation == QAM_256)
- stv0297_writereg_mask(state, 0x88, 0x08, 0x00);
- else
- stv0297_writereg_mask(state, 0x88, 0x08, 0x08);
+ // enable corner detection
+ stv0297_writereg_mask(state, 0x88, 0x08, 0x08);
stv0297_writereg_mask(state, 0x5a, 0x20, 0x00);
stv0297_writereg_mask(state, 0x6a, 0x01, 0x01);
@@ -556,6 +575,7 @@ static int stv0297_set_frontend(struct d
}
/* wait for equaliser full convergence */
+ msleep(200);
timeout = jiffies + msecs_to_jiffies(delay);
while (time_before(jiffies, timeout)) {
msleep(10);
|
|
|
Source code |
1 2 3 4 5 6 7 8 |
--- a/linux/drivers/media/dvb/ttpci/budget-ci.c Thu Oct 18 16:25:58 2007 -0200
+++ b/linux/drivers/media/dvb/ttpci/budget-ci.c Sun Oct 21 18:21:49 2007 +0200
@@ -937,7 +937,7 @@ static int dvbc_philips_tdm1316l_tuner_s
return -EINVAL;
// assume PLL filter should always be 8MHz for the moment.
- filter = 1;
+ filter = 0; //??????????????????
|

This post has been edited 1 times, last edit by "Hein Blöd" (Oct 21st 2007, 7:34pm)
This post has been edited 1 times, last edit by "Hein Blöd" (Oct 21st 2007, 9:34pm)



This post has been edited 1 times, last edit by "VladOs" (Oct 22nd 2007, 7:30pm)